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Field Programmable Gate
Arrays (FPGAs)Abstract Viterbi algorithm is the most popular algorithm used to decode the convolution code,
but its computational complexity increases exponentially with the increasing constraint length
due to the large number of Trellis transitions. However, high constraint length is necessary to
improve the accuracy of the decoding process for the high rate convolution code. In particular,
the Add Compare Select (ACS) module of the Viterbi Decoder will have large numbers of trellis
states and trellis transitions with increased constraint lengths, which give rise to high hardware com-
plexity and large power consumption. As the performance of Viterbi decoder mainly depends on its
efﬁcient implementation of ACS module, in this paper, we propose a modiﬁed pipelined architec-
ture for the ACS of Viterbi decoder. This is derived by employing the technique of re-timing; further
the architecture is also reconﬁgured to support various wireless standards. The architecture has
been implemented in Xilinx Vertex 6 FPGA device to make the comparison between our architec-
ture and the existing architecture. From the analysis done on ACS implementation, it is found that
the resource requirements, delay and power consumption are optimized signiﬁcantly for the
proposed architecture compared to existing pipelined architecture. The results obtained from the
analysis show that frequency of the system is increased up to 165 MHz with reduced area. The cell
level performance is also obtained using Cadence Encounter (R) tool with TSMC 180 nm CMOS
technology.
ª 2015 Faculty of Engineering, Alexandria University. Production and hosting by Elsevier B.V. This is an
open access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/).1. Introduction
Convolution codes are widely used in a variety of applications
such as mobile communication, radio communication, and
digital radio. Though convolution coding adopts a very simple
procedure, decoding the code requires higher level of complex
procedures. Hence Viterbi algorithm is adopted to decode the
convolution codes. Thus the Viterbi decoder attains a high
impact in decoding the convolution codes. For the convolution
code with large constraint length, the hardware complexity and
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and this is the practical difﬁculty in the implementation of
Viterbi decoder. More research works have been done on
designing an area and power efﬁcient Viterbi decoder to
improve its efﬁciency and support for different applications
[3–25].
Some speciﬁc techniques that the researchers have devel-
oped to reduce the computational load are M-Algorithm [1],
T-Algorithm [2] [3], over scaling of the supply voltage [5].
M-Algorithm requires the sorting process for optimal path
metric computation while the T-Algorithm needs to compute
only the minimum value, so the T-Algorithm is found to be
very much effective in achieving low power design. In the tech-
nique of supply voltage scaling, the entire system needs to be
considered for the voltage scaling. According to T-
Algorithm, the states which have the difference between opti-
mal path metric and the corresponding state metric, lesser than
the threshold would survive, while others would be discarded.
By using this algorithm, power reduction can be achieved by
reducing the number of states which are least likely to appear.
But the optimal path has to be computed from the newly
updated path metric and this limits the speed of ACS of
Viterbi decoder. In [10,11,15,16] authors have contributed
for the efﬁcient implementation of T-Algorithm, but only the
estimated optimal path metric is calculated. To overcome this
problem, the technique incorporating the pre-computation
architecture along with T-Algorithm is proposed by He et al.
[17,18], in which optimal path metric is precomputed using
previous path metric values and this results in improved clock
speed. In our work we have analyzed the precomputation algo-
rithm used in [17,18] and found a systematic way for further
optimization by adopting some transformations on the loca-
tion of delay elements.
Another perspective of this paper is the design of reconﬁg-
urable ACS architecture for the Viterbi decoder. Today’s wire-
less devices are incorporated with many wireless standards.
Each and every standard will have its own conﬁguration
parameters such as the constraint length and coding rate.
This happens to be a major problem in the implementation
of decoder within a single device. This leads to high cost design






Figure 1 Rate 3/4 co
Figure 2 Functional block dwe need a ﬂexible reconﬁgurable architecture which should
adapt to different wireless standards of different conﬁguration
parameters. In this work, we proposed the high performance
ACS architecture for Viterbi decoder. The advantages of the
proposed techniques are validated with the FPGA implemen-
tation results and are reported for both existing and proposed
techniques.
The rest of this paper is organized as follows. In Section 2,
the theoretical background information of the Viterbi decoder
is given. Section 3 provides the ACS design for rate 3/4 convo-
lution code based on precomputation architecture along with
T-Algorithm. Section 4 describes the proposed ACS architec-
ture of the Viterbi decoder. Comparison of the results taken
in the existing and proposed technique is discussed in
Section 5. Finally our work is concluded in Section 6.2. Background
2.1. Functional description of Viterbi decoder
The process of convolutional encoding the data is achieved
using a cascaded connection of ﬂip ﬂops and associated com-
binatorial logic that performs modulo-two addition. The enco-
der used for analysis is rate 3/4 convolution encoder with the
constraint length of 7 is shown in Fig. 1. This encoder is chosen
to illustrate the effectiveness of the proposed architecture for
such high rate codes. When a convolutional encoded symbol
is transmitted over the channel, it might get corrupted by
noise. To recover the data from such a corrupted symbol,
Viterbi decoder is used, whose functional block diagram is
shown in Fig. 2 that comprises of Branch Metric Unit
(BMU), Add-Compare-Select Unit (ACSU), Path Metric
Unit (PMU) and Survivor Memory Unit (SMU). The branch
metric unit’s function is to calculate branch metrics, which
are normed distances between the ideal code word and the
received symbol. The Add Compare Select Unit (ACSU) adds
the BMs to the corresponding previous PMs, compares the
new PMs, and then stores the survivor PMs in the Path
Metric Memory. At the same time, the ACSU stores the asso-
ciated survivor path decisions in the Survivor Memory UnitZ3
Z2
Z1
Z0T T T 
nvolution encoder.
iagram of Viterbi decoder.
High performance ACS for Viterbi decoder 449(SMU), and then either Register exchange mechanism or Trace
back Algorithm is employed to the SMU to regenerate the
decoded sequence.
2.2. Problem description of Viterbi decoder
To prove the fact that the computational complexity of Viterbi
Decoder is high for large constraint length convolution codes,
comparison is made between the low rate 1/2 code and the high
rate 3/4 code and it is discussed below. Rate 1/2 convolution
encoder with constraint length as 3 has four states and two
incoming paths for every node. Thus the rate 1/2 coder has
totally 8 (4 · 2) paths in every ACSU cycle. Rate 3/4 convolu-
tion encoder with constraint length as 7 has sixty-four states
and eight incoming paths for every node. Therefore rate 3/4
coder contains 512(64 · 8) paths in every ACSU cycle. This
demonstrates that the high rate convolution code has large
amount of computation which leads to high hardware com-
plexity, more delay and large power consumption. In orderFigure 3 Architecture of 2-step pre-computatio
Figure 4 Functional block diagram of Viterbito reduce the computational complexity and high power con-
sumption, we proposed a modiﬁed pipelined version of
ACSU architecture.
3. T-Algorithm with 2-step precomputation architecture
3.1. T-Algorithm
In high rate convolution codes, the probability of transitions is
very high which gives rise to the large dynamic power dissipa-
tion. To solve this problem, the number of transitions has to be
reduced which can be done by reducing the number of states.
This principle is the basis of T-Algorithm [17] in which the
least likely states are discarded; those states cannot participate
in next cycle computations. To ﬁnd the least likely states, this
algorithm compares the difference between the state metric
and the optimal path metric of every state with the threshold,
states whose difference greater than the threshold are consid-
ered as the least likely states. The straight forwardn T-Algorithm for rate 3/4 convolution code.
decoder with pre-computation architecture.
Figure 5 Proposed pipelined architecture for rate 3/4 convolution code.
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put comparator, one adder for branch metric computation,
one 4-input comparator and one 2-input comparator for the
calculation of best path metric from 8 incoming path metric,
one adder for adding the threshold with the optimal path met-
ric, one 2-input comparator for the purge unit. The critical
path achieved from this conventional Viterbi decoder is
expressed as Eq. (1),
T ¼ 2Tadder þ 4T4i=p comp þ 2T2i=p comp ð1Þ
From Eq. (1), it is observed that the critical path time of the
conventional implementation of T-Algorithm is very high
which limits the speed of the system.
3.2. T-Algorithm with precomputation architecture
To overcome the limitation of the straight forward implemen-
tation of T-Algorithm, T-Algorithm with Pre-computation
architecture for rate 3/4 convolution code is proposed in[17,18] which is shown in Fig 3. In this method, optimal path
metric is calculated as a function of previous path metric PMs
(n  q), where ‘q’ is the pre-computation step.
Accurate path metric is calculated in every cycle. So, no
extra parameters are required for compensation. Since the
optimal path metric is calculated from the pre-computed val-
ues, the long critical path is shortened for this architecture.
Functional block diagram of Viterbi decoder with this archi-
tecture is shown in Fig. 4. For two step pre-computation archi-
tecture, optimal path metric can be calculated within 2 clock
cycles. So, it can be pipelined as two stages. The critical path
time of two stages is expressed as Eqs. (2) and (3),Tðstage 1Þ ¼ Tadder þ 2T4i=p comp ð2Þ
Tðstage 2Þ ¼ Tadder þ T4i=p comp þ 2T2i=p comp ð3ÞFrom this, it is observed that the path time of either of these
stages is less compared to the one given in Eq. (1).
Figure 6 Single ACS module for reconﬁgurable ACS architecture.
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given in [18].4. Proposed ACSU architecture of Viterbi decoder
In the existing technique [18] which is discussed in the previous
section, all the 64 path metrics are stored in the registers for the
successive two clock cycles. After this process, the stored path
metric values are grouped into four clusters, and then the min-
imum path metric value of each cluster is determined. Based on
these computations, optimal path metric is calculated which is
understood from Fig. 3. In our approach, the locations of
delay elements are changed without affecting the functionalityof the system. Here the minimum value ﬁnder block of each
cluster is moved before one set of delay elements i.e. minimum
value of each cluster is computed in terms of PMs (n  1)
instead of PMs (n  2). Then the minimum value of each clus-
ter is maintained for one cycle. By doing this kind of modiﬁca-
tion, three stage pipelined circuit is obtained without
increasing the count of delay elements, whereas for the existing
system, we have only two stages of pipelining. Pipelined three
stages are shown as dotted lines in Fig. 5. The critical path time
of the three stages is expressed as Eqs. (4)–(6).
Tðstage 1Þ ¼ 2T4i=p comp ð4Þ
Tðstage 2Þ ¼ Tadder ð5Þ
452 D. Vaithiyanathan et al.Tðstage 3Þ ¼ Tadder þ T4i=p comp þ 2T2i=p comp ð6Þ
Since only the minimum value is retained for the conse-
quent cycle, the number of registers is reduced to a great
extent. The critical path of the ﬁrst stage of the existing system
contains one adder and two no.’s 4-input comparator which
involves more delay, whereas the proposed technique is
divided into two stages to obtain reduced delay along this
path. Even though the critical path time of the third stage of
our system is same as the second stage of the existing system,
our method achieves better delay reduction as it has lesser
number of registers and look-up tables (LUT’s). Therefore
more freedom in placement and routing of the instances is
gained and also by giving proper area and timing constraints
in the Xilinx tool, the delay can be controlled much more effec-
tively for the proposed method compared to the existing sys-
tem. Also the switching activity of the system comes down
due to the decrease in the register count which results in
reduced dynamic power dissipation.
4.1. Reconﬁgurable ACS architecture
In the process of designing the reconﬁgurable ACS architec-
ture the similarities between different parameters of theFigure 7 minBMG, oddBM, evenBM compuconvolutional codes are ﬁrst found out. From this, the basic
cell of the design is constructed and then the control logic is
added to control different parameters of the convolutional
code. In our design, highest conﬁguration parameter is rate
3/4 convolution code with constraint length 7. To decode the
rate 3/4 convolution encoder, 64 ACS units are required, and
the structure of single ACS unit is given in Fig. 6, which com-
prises of eight adders. These adders will get enabled depending
upon the ﬂag condition, if the required mode is rate 3/4 convo-
lution coder, all eight adders in the ACS unit will get enabled
depending on the ﬂag condition. If the mode required is rate 2/
3 convolution coder, only the top four adders of the ACS unit
will be activated, and the rest four adders will be disengaged.
For the case of rate 1/2 convolution encoder, only the top
two adders are required. Since for all these three cases, top
two adders are required, the output from these adders is
directly given to the min 8 comparator. Other adders are con-
trolled by having the select module logic. If the mode input is
00, the design will take all adders from the ACS module which
is given in Fig. 6. If the mode is 01, the design will take four
adders required for rate 2/3 convolutional encoder. If the
mode is 10, the design will take only two adders required for
rate 1/2 convolution encoder.tation for reconﬁgurable ACS architecture.
Table 3 Cell level analysis report.
Parameter He et al. [18] Proposed system
Cell count 15,775 15,510
Cell area 64,644 61,387
Power (nW) 1265295.849 1028261.037
Delay (ps) 473 442
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the minBMG, oddBM, evenBM values whose functional dia-
gram is shown in Fig. 7. Since the coder has four branch metric
values in one cluster, rate 3/4 convolution coder requires two
stages of two input comparator. Rate 2/3 convolution coder
has only two branch metric values, so it requires only one stage
of two input comparator. To facilitate the selection between
rate 3/4 and rate 2/3 mode, input select unit is inserted between
the comparator stages. Depending upon the input mode, the
input select unit will accept the inputs of the required mode
and it will feed the accepted values to the rest of the computa-
tion. For rate 1/2 convolution encoder, comparators are not
required for minBMG computation. Only evenBM, oddBM
computation requires one comparator. To enable this selec-
tion, another input select unit is added.
From this architecture, it is clear that for the highest
parameter mode all the blocks are utilized. For others, a por-
tion of hardware is utilized. The resources are shared and
reused among different modes. The proposed reconﬁgurable
decoder supports the coding rate 1/2, 2/3 and 3/4 with con-
straint length 7. The reconﬁgurable architecture is imple-
mented with negligible hardware overhead compared to the
design with separate circuitry.
5. Experimental results and comparisons
In order to validate the performance of the proposed system,
the architecture of both existing [18] and proposed ACS are
described in Verilog HDL and targeted to Xilinx Vertex 6
XC6VLX240T-1FF1156 device [26]. The existing and the pro-
posed architectures are compared in terms of hardware com-
plexity, timing delay and power consumption. Parameters for
the convolution encoder are speciﬁed as follows. Constraint
length is chosen as 7 with coding rate as 3/4 and number of
states is 64. The received sequence is examined by considering
4-bit word per cycle. We have observed that the area of ACS of
Viterbi decoder is dominated by the registers. This makes the
ACS expensive in terms of area and this large no’s of registers
give rise to high power consumption. But in the proposed
method, since we have calculated the minimum cluster value
using PMs (n  1) instead of PMs (n  2), the number of reg-
isters and LUT is highly reduced. Resource requirements of
both proposed and existing architectures are summarized in
Table 1. It is observed from Table 1, the number of sliceTable 2 Power report summary.
Technique On chip power summary (W)
Clock Logic Signal IO
He et al. [18] 0.031 0.074 0.104 0.012
Proposed 0.024 0.077 0.093 0.012
Table 1 Resource utilization and timing results.
Logic utilization He et al. [18] Proposed system
Slice register count 636 387
Slice LUTs count 6681 6271
Post PAR timing results 6.436 ns 6.085 nsregisters and LUT’S has decreased by about 39% and 6%
respectively for the proposed architecture compared to the
He et al. [18]. From this it is very clear that the proposed archi-
tecture is very efﬁcient compared to the existing one in terms of
hardware complexity.
Timing result is also noted for the proposed and existing
system and is reported in Table 1. To get the accurate timing
result, Post Place and Route (PAR) is done. Since the hard-
ware resource requirements become low for the proposed
method, it gains greater ﬂexibility in placement and routing
to get the optimized delay. We compared the power consump-
tion of the existing architecture with our modiﬁed pipelined
architecture using Xilinx XPower analyzer tool. Reduced reg-
ister count in our architecture decreases the switching rate
which in turn reduces the dynamic power dissipation. For
power estimation, the clock frequency was set to 165 MHz
and supply voltage of Vccint = 1.5 V. Information obtained
on chip power and supply power is reported in Table 2.
Furthermore, the proposed and existing designs are synthe-
sized using Cadence RTL compiler with standard library
of TSMC 180 nm CMOS technology [27], and the hardware
complexity in terms of cell area, power consumed and delay
calculations are summarized in Table 3. It is observed from
Table 3 that the proposed design consumes less area and
18.7% reduction in power consumption with 6.5% reduction
in total delay compared to the existing architecture.
The design of ACS unit is constructed as a re-conﬁgurable
one to achieve efﬁcient resource reuse and to allow the design
to occupy a relatively smaller chip area. The resource utiliza-
tion summary of the reconﬁgurable ACS is summarized in
Table 4. The proposed reconﬁgurable ACS for the constraint
length 7 with coding rate 1/2, 2/3 and 3/4 has signiﬁcantSupply power summary (W)
Leakage Total Dynamic Quiescent Total
1.972 2.193 0.221 2.761 2.982
1.971 2.177 0.206 2.761 2.966






Slice register count 387 432
Slice LUTs count 6271 8267
Post PAR timing results for
reconﬁgurable ACS
6.085 ns 6.257 ns
Table 5 Power report summary for the reconﬁgurable ACS.
Technique On chip power summary (W) Supply power summary (W)
Clock Logic Signal IO Leakage Total Dynamic Quiescent Total
Proposed ACS 0.024 0.077 0.093 0.012 1.971 2.177 0.206 2.761 2.966
Proposed reconﬁgurable ACS 0.028 0.115 0.245 0.026 1.978 2.393 0.415 2.767 3.182
Table 6 Comparison with reported architectures on xilinx
xcv800 FPGA.
Architecture Area (gates) Throughput (Mbps)
Proposed structure 57,927 35.876
Structure of [18] 62,637 35.458
Structure of [19] 108,389 35.558
Structure of [20] 86,845 20
Table 7 Comparison of reconﬁgurable Viterbi decoder with











7 66.828 80.142 Mbps 103
Structure of [19] 3–7 113 81 Mbps 103
Structure of [20] 3–7 89.5 20 Mbps –
Structure of [21] 3–7 175 70 Mbps –
Structure of [22] 7,9 95 12.5 Mbps –
Structure of [23] 3–9 190 60.5 Mbps 561.64
Structure of [24] 4–9 65 333.7 Kbps –
454 D. Vaithiyanathan et al.hardware overhead compared to the proposed nonreconﬁg-
urable ACS. If we have separate circuitry for these conﬁgura-
tion parameters on the single chipset, the requirement will be
huge. So, in this perspective the hardware overhead of the
reconﬁgurable ACS compared to the nonreconﬁgurable ACS
is negligible. PAR timing results and power report are also
summarized in Tables 4 and 5 respectively. The maximum fre-
quency achieved for this reconﬁgurable Viterbi decoder is
160 MHz. Power consumption of the reconﬁgurable ACS is
almost same as the nonreconﬁgurable ACS. Thus the resulting
reconﬁgurable ACS architecture is found to be efﬁcient in
terms of area and has almost the same timing and power
results as the nonreconﬁgurable ACS architecture.
To compare with the reported architectures presented in
[19–24], the proposed architecture and architecture in [18] were
also tested on Xilinx XCV800 FGPA and XC2VP30 FPGA.
Table 6 compares the proposed decoder and [18] for ﬁxed con-
straint length 7 and code rate as 3/4 with the other existing
architecture that has the constraint length of 7 with code rate
code rate as 1/2–1/3 presented in [19,20]. From Table 6, it is
understandable that the proposed structure has lesser area uti-
lization of 7.5%, 46.56% and 33.29% compared to the struc-
ture in [18–20] respectively. At the same time the proposed
architecture maintains its throughput compared to [18,19]
and 44.25% higher than the reported [20].In order to obtain more realistic results, Table 7 compares
the proposed reconﬁgurable decoder which supports the cod-
ing rate 1/2, 2/3 and 3/4 with constraint length 7 with the
reported architecture presented in [19–24]. When compared
to the most recent one [19], the proposed architecture con-
sumes 40.86% lesser area and almost maintains the same
throughput. The structure reported in [20], consumes 25.33%
more area and is 300% slower than the proposed. Compared
to [21], the proposed architecture has 61.81% area improve-
ment and 14.48% speed improvement. The logic utilization
by [24] is signiﬁcantly lower than the other structures, but
throughput is very low. The overall results show that, the pro-
posed scheme utilizes less logic resources with high throughput
and is found to be efﬁcient for high rate convolution code.
6. Conclusion
In this paper, we have presented a modiﬁed approach for the
ACS design of Viterbi decoder, by changing the locations of
delay elements in an optimized manner without affecting the
functionality and thus results a good reduction in register
count and critical path time. To improve the ﬂexibility of
ACS design and for efﬁcient hardware reuse of various wireless
standards, the proposed ACS design is reconﬁgured for differ-
ent conﬁguration parameters. The ACS design is reconﬁgured
with negligible hardware overhead compared to the ﬁxed
implementation of Viterbi decoder. The modiﬁed design is suc-
cessfully implemented on the Xilinx Vertex 6 FPGA device.
This method has decreased the number of registers by 39%
and LUT count by 6%. The operating frequency of the system
is increased up to 165 MHz. Furthermore, to get in-depth
information to prove the efﬁciency of the proposed technique,
the design is also synthesized using Cadence RTL compiler
using TSMC 180 nm CMOS library to obtain cell level perfor-
mance parameters. Thus the proposed architecture achieves
high-speed and low-power and is found to be very effective
for the high rate convolution code.References
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